Download PDFOpen PDF in browser

SAT, Computer Algebra, Multipliers

18 pagesPublished: March 11, 2020


Verifying multiplier circuits is an important problem which in practice still requires substantial manual effort. The currently most effective approach uses polynomial reasoning. However parts of a multiplier, i.e., complex final stage adders are hard to verify using computer algebra. In our approach we combine SAT and computer algebra to substantially improve automated verification of integer multipliers. In this paper we focus on the implementation details of our new dedicated reduction engine, which not only allows fully automated adder substitution, but also employs polynomial re- duction efficiently. Our tool is furthermore able to generate proof certificates in the practical algebraic calculus and we also investigate the size of these proofs for one specific multiplier architecture.

Keyphrases: computer algebra, Multiplier circuits, polynomial reasoning, proof certificates, SAT

In: Laura Kovács and Andrei Voronkov (editors). Vampire 2018 and Vampire 2019. The 5th and 6th Vampire Workshops, vol 71, pages 1--18

BibTeX entry
  author    = {Daniela Kaufmann and Armin Biere and Manuel Kauers},
  title     = {SAT, Computer Algebra, Multipliers},
  booktitle = {Vampire 2018 and Vampire 2019. The 5th and 6th Vampire Workshops},
  editor    = {Laura Kovacs and Andrei Voronkov},
  series    = {EPiC Series in Computing},
  volume    = {71},
  pages     = {1--18},
  year      = {2020},
  publisher = {EasyChair},
  bibsource = {EasyChair,},
  issn      = {2398-7340},
  url       = {},
  doi       = {10.29007/j8cm}}
Download PDFOpen PDF in browser