Enable Reuse of SystemVerilog Verification IPs in cocotb/pyuvm

EasyChair Preprint 15103

Abstract

This paper presents a novel strategy for enhancing the Python verification ecosystem by integrating established SystemVerilog Verification IPs (SV-VIPs) utilizing the cocotb and pyuvm framework. Gradually gaining recognition within the verification community, Python-based environments are being explored for their potential to become mainstream in future verification processes. This approach taps into the established SystemVerilog ecosystem, enabling effective reuse of SV-VIPs within Python settings. By leveraging the Direct Programming Interface (DPI-C) and the ctypes library, our method ensures seamless integration between Python testbenches and SV-VIPs. This integration not only utilizes Python's simplicity and readability but also fortifies its capacity for handling sophisticated hardware verification tasks. The paper illustrates this methodology with two practical implementations It shows Python's evolving significance as a powerful and adaptable verification language and bridges the current divides between software flexibility and hardware verification demands.

Keyphrases: Python Verification, SystemVerilog, UVM, cocotb, pyuvm, reuse

@booklet{EasyChair:15103,
  author    = {Yilou Wang and Thorsten Dworzak and Johannes Grinschgl},
  title     = {Enable Reuse of SystemVerilog Verification IPs in cocotb/pyuvm},
  howpublished = {EasyChair Preprint 15103},
  year      = {EasyChair, 2024}}