Auto Generation Is the Key to Rapid Integration to UPF-like UPVM Libraries for Unified Power Verification

EasyChair Preprint 15217

Abstract

This paper illustrates the powerful automation resource, a python based tool, smoothly combines UPF power strategies with UPVM class libraries. UPVM, the evolving open source standard for Unified Power Verification Methodology™, serves as a bridge between UVM and UPF. This automation offers a fresh perspective on generating UPF constructs, facilitating a seamless journey from the RTL to GLS and GDSII stages for Design under Test (DUTs) with a focus on low-power features. This versatile utility simplifies intricate tasks such as managing power domains, organizing hierarchical sets, creating supply ports, connecting them, handling state transitions, and implementing comprehensive power strategies to bridging the gap between UPF and UVM methodologies, overcoming challenges related to power management during verification. Additionally, it optimizes the translation of power goals from RTL to GLS/GDSII, ensuring strict compliance with low-power requirements. Through its holistic and integrated approach, this tactic aims to revolutionize low-power semiconductor design practices, leading to improved power efficiency, reduced errors, and smoother transitions throughout the various stages of design development.

Keyphrases: Automation, GLS/GDSII, Power Verification, Unified Power Format (UPF), Unified Power Verification Methodology (UPVM), Universal Verification Methodology (UVM), power management

@booklet{EasyChair:15217,
  author    = {Gopi Srinivas Deepala and Lakshay Miglani and Himanshu Vishwakarma and Priyanka Gharat},
  title     = {Auto Generation Is the Key to Rapid Integration to UPF-like UPVM Libraries for Unified Power Verification},
  howpublished = {EasyChair Preprint 15217},
  year      = {EasyChair, 2024}}